
Empowering the world through technology and information
Google LLC, headquartered in Mountain View, California, is a global leader in internet-related services and products, including its flagship search engine, Google Search, and the Android operating system. With over 100,000 employees, Google also offers cloud computing services through Google Cloud P...
Google offers competitive salaries, equity options, generous PTO policies, comprehensive health benefits, and a remote work policy that allows flexibi...
Google is known for its engineering-first culture, emphasizing innovation and collaboration. The company fosters a unique environment that encourages ...

Google • Tel Aviv, Israel, Haifa, Israel
Google is seeking a CPU Frontend Design Engineer to contribute to the development of custom silicon solutions for their data center SoC products. You'll work with Verilog, SystemVerilog, and VHDL to design and implement core technology. This role requires 4+ years of experience in VLSI design.
You hold a Bachelor's degree in Electrical Engineering, Computer Science, or a related technical field, and have at least 4 years of experience in the full VLSI design cycle. Your expertise includes VLSI development with Verilog, SystemVerilog, System Verilog Assertions (SVA), or VHDL, along with design verification, synthesis, timing/power analysis, and DFT. You have a strong background in RTL implementation of low power designs and are familiar with modern high-performance CPU architecture and micro-architecture.
You thrive in collaborative environments, working closely with architecture, verification, and physical design engineers. Your experience spans multiple SoC cycles, and you are adept at creating micro architectural definitions with RTL coding. You are detail-oriented and skilled in running block level simulations, ensuring that your designs meet performance and power requirements.
Experience in four or more SoC cycles is preferred, as is knowledge of the latest advancements in CPU architecture. You are passionate about developing innovative hardware solutions that enhance user experiences and are eager to contribute to projects that impact millions of users worldwide.
As a CPU Frontend Design Engineer at Google, you will be responsible for the microarchitecture, RTL design, and implementation of core technology for Google’s data center SoC products. You will engage in the RTL development process, coding and debugging in Verilog, SystemVerilog, or VHDL, and performing function/performance simulation debug. Your role will also involve conducting Lint/CDC/FeV/PowerIntent checks to ensure design integrity.
You will contribute to SoC level integration and participate in synthesis, timing/power closure, and silicon bring-up. Collaborating with cross-functional teams, you will help shape the next generation of hardware experiences, delivering unparalleled performance and efficiency. Your contributions will directly influence the innovation behind products that are integral to Google’s direct-to-consumer offerings.
At Google, you will be part of a team that pushes the boundaries of technology, developing custom silicon solutions that power the future. You will have the opportunity to work on cutting-edge projects that impact millions of users globally. We encourage you to apply even if your experience doesn't match every requirement, as we value diverse perspectives and backgrounds. Join us in shaping the future of hardware technology.
Apply now or save it for later. Get alerts for similar jobs at Google.