
Empowering the world through technology and information
Google LLC, headquartered in Mountain View, California, is a global leader in internet-related services and products, including its flagship search engine, Google Search, and the Android operating system. With over 100,000 employees, Google also offers cloud computing services through Google Cloud P...
Google offers competitive salaries, equity options, generous PTO policies, comprehensive health benefits, and a remote work policy that allows flexibi...
Google is known for its engineering-first culture, emphasizing innovation and collaboration. The company fosters a unique environment that encourages ...

Google • Bengaluru, Karnataka, India
Google is seeking a Senior Subsystem Design Engineer to develop custom silicon solutions that power innovative products. You'll work with Verilog, SystemVerilog, and micro-architecture design principles. This role requires 8+ years of experience in digital design and related fields.
You hold a Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or possess equivalent practical experience. With 8 years of experience under your belt, you are well-versed in digital reasoning design principles and RTL design concepts. Your expertise includes languages like Verilog or SystemVerilog, and you have a solid understanding of micro-architecture and coding in areas such as memory compression, interconnects, coherence, cache, and DRAM controllers. You are familiar with performance design and managing multiple power domains with clocking, and you have experience with various System on a Chip (SoC) designs.
Your educational background may include a Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science, which complements your extensive experience. You have a strong grasp of micro-architecture design and system design knowledge to develop IPs with Power Performance Area (PPA) considerations. You are also experienced in performing multiple quality checks at the front-end, including Lint, CDC/RDC, Synthesis, and LEC. Your familiarity with chip design flow and cross-domain collaboration involving Design Verification (DV), Design for Testability (DFT), Physical Design, and Software teams makes you a valuable asset to any project.
As a Senior Subsystem Design Engineer at Google, you will be part of a team that pushes boundaries in developing custom silicon solutions that power the future of Google's direct-to-consumer products. Your role will involve interacting with the architecture team to develop implementation strategies, including micro-architecture and coding, to meet quality, schedule, and PPA requirements for the IP. You will work closely with cross-functional teams, including Verification, Design for Test, Physical Design, and Software teams, to make informed design decisions and represent project status throughout the development process. Your contributions will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
At Google, you will have the opportunity to work on innovative projects that impact millions of users worldwide. You will be part of a collaborative environment that values your expertise and encourages you to push the limits of technology. We offer competitive compensation and benefits, along with a culture that fosters growth and development. Join us in shaping the future of technology and making a difference in the world.
Apply now or save it for later. Get alerts for similar jobs at Google.